

BSC042NE7NS3 G-VB Datasheet N-Channel 80 V (D-S) MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	R _{DS(on)} (Ω)	I _D (A) ^a	Q _g (Typ.)			
	0.0048 at V _{GS} = 10 V	60				
80	0.0050 at V _{GS} = 7.5 V	60	25 nC			
	0.0064 at V _{GS} = 4.5 V	60				

DFN5X6

Bottom View

Top View


FEATURES

- Trench power MOSFET
- 100 % Rq and UIS tested




APPLICATIONS

- · Primary side switching
- Synchronous rectification
- DC/AC inverters









ABSOLUTE MAXIMUM RATINGS (7	A = 25 °C, unless	otherwise noted	d)	
Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	80	V	
Gate-Source Voltage	V_{GS}	± 20	V	
	T _C = 25 °C		60 ^a	
Continuous Drain Current (T,I = 150 °C)	T _C = 70 °C		60 ^a	
Continuous Drain Current (1) = 130 C)	T _A = 25 °C	I _D	23.8 ^{b, c}	
	T _A = 70 °C		19 ^{b, c}	
Pulsed Drain Current (t = 300 μs)		I _{DM}	100	A
Continuous Source-Drain Diode Current	T _C = 25 °C		60 ^a	
Continuous Source-Drain Diode Current	T _A = 25 °C	l _s —	5.6 b, c	
Single Pulse Avalanche Current	L = 0.1 mH	I _{AS}	35	
Single Pulse Avalanche Energy	L = 0.1 IIII	E _{AS}	61	mJ
	T _C = 25 °C		104	
Maximum Dowar Dissipation	T _C = 70 °C	В	66.6	w
Maximum Power Dissipation	T _A = 25 °C	P _D	6.25 ^{b, c}	VV
	T _A = 70 °C		4 b, c	
Operating Junction and Storage Temperature Ra	T _J , T _{stg}	-55 to 150	°C	
Soldering Recommendations (Peak Temperature		260		

THERMAL RESISTANCE RATINGS								
Parameter	Symbol	Typical	Maximum	Unit				
Maximum Junction-to-Ambient b, f	t ≤ 10 s	R _{thJA}	15	20	°C/W			
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	0.9	1.2]			

Notes

- a. Package limited.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s.
 d. The DFN 5Xx6 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: Manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 54 °C/W.

服务热线:400-655-8788

1




Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	80	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$		-	47	-	mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	-	-5.7	-		
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	1.2	-	2.8	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	-	-	± 100	nA	
7 0 1 1/1 5 1 0 1	I _{DSS}	V _{DS} = 80 V, V _{GS} = 0 V	-	-	1	μA	
Zero Gate Voltage Drain Current		V _{DS} = 80 V, V _{GS} = 0 V, T _J = 55 °C	-	-	10		
On-State Drain Current a	I _{D(on)}	V _{DS} ≥ 5 V, V _{GS} = 10 V	30	-	-	Α	
	(-,			0.0048	-	1	
Drain-Source On-State Resistance a	R _{DS(on)}	$V_{GS} = 7.5 \text{ V}, I_D = 20 \text{ A}$	-	0.0050	-	Ω	
		$V_{GS} = 4.5 \text{ V}, I_D = 15 \text{ A}$	1	0.0064	ı	1	
Forward Transconductance a	9 _{fs}	$V_{DS} = 10 \text{ V}, I_D = 20 \text{ A}$	-	68	-	S	
Dynamic ^b							
Input Capacitance	C _{iss}		-	2800	-	pF	
Output Capacitance	C _{oss}	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	1100	-		
Reverse Transfer Capacitance	C _{rss}		-	93	-		
	Q _g	$V_{DS} = 40 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 20 \text{ A}$	-	57	86		
Total Gate Charge		$V_{DS} = 40 \text{ V}, V_{GS} = 7.5 \text{ V}, I_D = 20 \text{ A}$	-	42	63		
			-	25	38	nC	
Gate-Source Charge		$V_{DS} = 40 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 20 \text{ A}$	-	8.5	-		
Gate-Drain Charge	Q_{gd}		-	10	-		
Output Charge	Q _{oss}	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$	-	70	105		
Gate Resistance	R_{g}	f = 1 MHz	0.3	0.95	1.9	Ω	
Turn-On Delay Time	t _{d(on)}		-	9	18	1	
Rise Time	t _r	$V_{DD} = 40 \text{ V}, R_{L} = 2 \Omega$	-	12	24		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 20 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	-	34	68	- ns	
Fall Time	t _f		-	7	14		
Turn-On Delay Time	t _{d(on)}		-	16	32		
Rise Time	t _r	$V_{DD} = 40 \text{ V}, R_1 = 2 \Omega$		15	30	1	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 20 \text{ A}, V_{GEN} = 7.5 \text{ V}, R_g = 1 \Omega$	-	32	64		
Fall Time	t _f		-	8	16		
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C	-	-	60	А	
Pulse Diode Forward Current ^a	I _{SM}		-	-	100		
Body Diode Voltage	V _{SD}	I _S = 5 A	-	0.73	1.1	V	
Body Diode Reverse Recovery Time	t _{rr}	-	-	53	105	ns	
Body Diode Reverse Recovery Charge	Rody Diode Reverse Recovery Charge		-	65	130	nC	
Reverse Recovery Fall Time	t _a	$I_F = 20 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	-	25	-		
Reverse Recovery Rise Time	t _b	7		28	_	ns	

Notes


- a. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.












On-Resistance vs. Drain Current




Gate Charge



Transfer Characteristics





Capacitance



On-Resistance vs. Junction Temperature









Source-Drain Diode Forward Voltage









Threshold Voltage

Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient






Current Derating*









Power, Junction-to-Ambient

^{*} The power dissipation P_D is based on $T_{J \text{ (max.)}} = 150 \,^{\circ}\text{C}$, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.






Normalized Thermal Transient Impedance, Junction-to-Ambient





Normalized Thermal Transient Impedance, Junction-to-Case




DFN5x6_8L_EP1_P PACKAGE OUTLIN










RECOMMENDED LAND PATTERN



SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES			
STNIBOLS	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.85	0. 95	1.00	0.033	0.037	0.039	
A1	0.00		0.05	0.000		0.002	
b	0.30	0.40	0.50	0.012	0.016	0.020	
c	0.15	0. 20	0. 25	0.006	0.008	0.010	
D	5. 10	5. 20	5. 30	0. 201	0. 205	0. 209	
D1	4. 25	4. 35	4. 45	0. 167	0.171	0. 175	
Е	5. 45	5. 55	5. 65	0. 215	0. 219	0. 222	
E1	5. 95	6.05	6. 15	0. 234	0. 238	0. 242	
E2	3. 525	3. 625	3. 725	0.139	0. 143	0. 147	
E3	1. 175	1. 275	1. 375	0.046	0.050	0.054	
e	1. 27 BSC			0.050 BSC			
L	0.45	0. 55	0.65	0.018	0.022	0.026	
L1	0		0.15	0		0.006	
L2	0.68 REF			0.027 REF			
θ	0°		10°	0°		10°	

NOTE

- 1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.
 MOLD FLASH AT THE NON-LEAD SIDES SHOULD BE LESS THAN 6 MILS EACH.
- 2. CONTROLLING DIMENSION IS MILLIMETER. CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.

UNIT: mm



Disclaimer

Material Category Policy

Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be oHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.

Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.